

FIG. 1

(method of generating test sequence for delay fault)




FIG. 2

(method of simulating delay fault)




FIG. 3

(generating test sequence for delay fault)




FIG. 4

(operation of delay fault simulation)




FIG. 5




FIG. 6

(operation of delay-fault test sequence generation)




FIG. 7




FIG. 8




FIG. 9






FIG. 10




FIG. 11




FIG. 12




FIG. 13 PRIOR ART




FIG. 14 PRIOR ART

